

REMARKS

Claim Objections

Claims 5, 8, 12, 13, 16, 26, 29 and 33 are objected to based on informalities. All claims cited have either been amended or canceled, as suggested by the Examiner.

35 USC § 103

Claims 1-6, 8-16, 17-27 and 29-38 were rejected under 35 USC § 103(a) as being unpatentable over the admitted prior art in view of Hussein et al (US 6,037,255), Avanzino et al. (US 5,795,823) and Pellerin et al. The Applicant respectfully disagrees.

Claim 1 recites a method of making conducting vias and conducting lines on a substrate that comprises: a) depositing a stack having a top surface on a substrate, wherein the stack comprises a first organic intermetal dielectric layer and a hardmask layer, **wherein the hardmask layer comprises a material comprising silicon oxynitride or silicon oxide**; b) forming a via opening in said stack; c) depositing a sacrificial inorganic dielectric in the via opening, wherein the sacrificial inorganic dielectric substantially filling the line opening and covering the top surface of the stack; d) depositing a photoresist material on the sacrificial inorganic dielectric; e) developing the photoresist material; f) forming a line opening in the stack and the sacrificial inorganic dielectric; g) selectively removing the sacrificial inorganic dielectric; and h) filling the via opening and the line opening with conducting material.

Claim 22 recites a method of making conducting vias and conducting lines on a substrate that comprises: a) depositing a stack having a top surface on a substrate, wherein the stack comprises a first organic intermetal dielectric layer and a hardmask layer, **wherein the hardmask layer comprises a material comprising silicon oxynitride or silicon oxide**; b) forming a line opening in said stack; c) depositing a sacrificial inorganic dielectric in the line opening, wherein the sacrificial inorganic dielectric substantially filling the line opening and

substantially covering the top surface of the stack; d) depositing a photoresist material on the sacrificial inorganic dielectric; e) developing the photoresist material; f) forming a via opening in the stack and the sacrificial inorganic dielectric; g) selectively removing the sacrificial inorganic dielectric; and h) filling the via opening and the line opening with conducting material.

The methods taught in the admitted prior art, Avanzino or Pellerin do not teach or suggest that the hardmask layer comprises silicon oxinitride or silicon oxide. There is also nothing in the description of the admitted prior art, Avanzino or Pellerin that would teach or suggest that the hardmask layer comprises silicon oxinitride or silicon oxide. The methods taught in the admitted prior art, Avanzino or Pellerin would also not motivate one ordinarily skilled in the art of interconnect assembly to apply a hardmask layer that comprises silicon oxinitride or silicon oxide.

The Examiner admits on page 11 of Paper No. 15 that although the Applicant is correct in stating that the admitted prior art, Avanzino et al. and Pellerin et al. do not disclose forming a hardmask layer of silicon oxide or silicon oxynitride that Hussein et al. does disclose forming a hardmask layer of silicon oxide or silicon oxynitride. The Examiner further admits on page 5 of Paper No. 15 that Hussein et al. discloses that the hardmask layer preferably comprises silicon oxide and cites Column 3, lines 39-41 and Column 4, lines 55-Column 5, line 2 as support. However, upon reading Hussein, it is clear that in those cited sections, Hussein teaches using *silicon dioxide*, not silicon oxide, as a possible hardmask layer. The Examiner is broadening the definition of silicon dioxide to include SiO₂, which is silicon oxide – the compound recited in the claims of the present application.

Based on these arguments, among others, claims 1 and 22 are allowable as being patentable over the admitted prior art, Hussein et al. and Avanzino in view of Pellerin. Further, claims 2-6, 8-16, 17-27 and 29-38 are also allowable as being dependent on independent claims 1 and 22.

MARKED UP COPY OF PENDING CLAIMS

1. A method of making conducting vias and conducting lines on a substrate comprising:

depositing a stack having a top surface on a substrate, wherein the stack comprises a first organic intermetal dielectric layer and a hardmask layer, wherein the hardmask layer comprises a material comprising silicon oxynitride or silicon oxide;

forming a via opening in said stack;

depositing a sacrificial inorganic dielectric in the via opening, wherein the sacrificial inorganic dielectric substantially filling the via opening and substantially covering the top surface of the stack;

depositing a photoresist material on the sacrificial inorganic dielectric;

developing the photoresist material;

forming a line opening in the stack and the sacrificial inorganic dielectric, said line opening substantially aligned with said via opening;

selectively removing the sacrificial inorganic dielectric; and

filling the via opening and the line opening with conducting material.
2. The method of Claim 1 wherein said sacrificial inorganic dielectric comprises methylsiloxanes, phenylsiloxanes, methylphenylsiloxanes, methylsilsesquioxanes, methylphenylsilsesquioxanes, silicates, perhydrosilazanes, hydridosiloxanes or organohydridosiloxanes described by the general formula $(H_{0.4-1.0}SiO_{1.5-1.8})_n(R_{0.4-1.0}SiO_{1.5-1.8})_m$ wherein the sum of n and m is from about 8 to about 5000, or mixtures thereof.
3. The method of Claim 1 wherein said sacrificial inorganic dielectric is a methylsiloxane.

4. The method of Claim 1, wherein the organic intermetal dielectric layer comprises an organic dielectric that comprises polyimides, polytetrafluoroethylene, parylenes, fluorinated and non fluorinated poly(arylene ethers), polymeric material obtained from phenyl-ethynylated aromatic monomers, fluorinated amorphous carbon, or mixtures thereof.
5. (Amended) The method of Claim 1 wherein said stack further comprises a diffusion barrier layer between said substrate and said organic intermetal dielectric layer[, and a hardmask layer on said organic intermetal dielectric layer].
6. The method of Claim 5 wherein said diffusion barrier layer comprises silicon nitride.
7. Canceled.
8. (Amended) The method of Claim 1 wherein said stack further comprises:

a diffusion barrier layer between said substrate and said organic intermetal dielectric layer;

an etchstop layer on said intermetal organic dielectric layer;

a second organic intermetal dielectric layer on said etchstop layer; and

a second hardmask layer on said second intermetal dielectric layer.
9. The method of Claim 8 wherein said diffusion barrier layer comprises silicon nitride.
10. The method of claim 8, wherein the etchstop layer comprises a material comprising silicon oxide.
11. The method of Claim 8, wherein the second organic intermetal dielectric layer comprises an organic dielectric that comprises polyimides, polytetrafluoroethylene, parylenes, fluorinated and non fluorinated poly(arylene ethers), polymeric material obtained from phenyl-ethynylated aromatic monomers, fluorinated amorphous carbon, or mixtures

thereof.

12. (Three times Amended) The method of claim 8, wherein the second hardmask layer on said second intermetal dielectric layer comprises a material comprising silicon oxynitride or silicon oxide.
13. (Amended) The method of Claim 1 wherein said stack further comprises a diffusion barrier layer on said substrate, and inorganic intermetal dielectric layer between said diffusion barrier and said organic intermetal dielectric layer[, and a hardmask layer on said organic intermetal dielectric layer].
14. The method of Claim 13 wherein said diffusion barrier layer comprises silicon nitride.
15. The method of clam 13 wherein said inorganic intermetal dielectric layer comprises a material that comprises silicon oxide, fluorinated silicate glass, or organohydridosiloxanes described by the general formula $(H_{0.4-1.0}SiO_{1.5-1.8})_n(R_{0.4-1.0}SiO_{1.5-1.8})_m$ wherein the sum of n and m is from about 8 to about 5000, or mixtures thereof.
16. Canceled.
17. The method of Claim 1 wherein said sacrificial inorganic dielectric is selectively removed with a buffered oxide etch.
18. The method of Claim 1 wherein said conducting material comprises aluminum, copper, tungsten, or mixtures thereof.
19. The method of Claim 18 wherein said conducting material further comprises a conducting diffusion barrier material.
20. The method of Claim 1 wherein said substrate comprises semiconductor wafers, dielectric layers, or metal interconnect layers in integrated circuits.
21. The method of Claim 1 wherein said via openings and said line openings are formed by

etching with an oxygen based plasma and with a fluorocarbon based plasma.

22. A method of making conducting vias and conducting lines on a substrate comprising:
- depositing a stack having a top surface on a substrate, wherein the stack comprises a first organic intermetal dielectric layer and a hardmask layer, wherein the hardmask layer comprises a material comprising silicon oxynitride or silicon oxide;
- forming a line opening in said stack;
- depositing a sacrificial inorganic dielectric in the line opening, wherein the sacrificial inorganic dielectric substantially filling the line opening and substantially covering the top surface of the stack;
- depositing a photoresist material on the sacrificial inorganic dielectric;
- developing the photoresist material;
- forming a via opening in the stack and the sacrificial inorganic dielectric;
- selectively removing the sacrificial inorganic dielectric; and
- filling the via opening and the line opening with conducting material.
23. The method of Claim 22 wherein said sacrificial inorganic dielectric comprises methylsiloxanes, phenylsiloxanes, methylphenylsiloxanes, methylsilsesquioxanes, methylphenylsilsesquioxanes, silicates, perhydrosilazanes, hydridosiloxanes or organohydridosiloxanes described by the general formula $(H_{0.4-1.0}SiO_{1.5-1.8})_n(R_{0.4-1.0}SiO_{1.5-1.8})_m$ wherein the sum of n and m is from about 8 to about 5000, or mixtures thereof.
24. The method of Claim 22 wherein said sacrificial inorganic dielectric is a methylsiloxane.
25. The method of Claim 22, wherein the organic intermetal dielectric layer comprises an organic dielectric that comprises polyimides, polytetrafluoroethylene, parylenes,

fluorinated and non fluorinated poly(arylene ethers), polymeric material obtained from phenyl-ethynylated aromatic monomers, fluorinated amorphous carbon, or mixtures thereof.

26. (Amended) The method of Claim 22 wherein said stack further comprises a diffusion barrier layer between said substrate and said organic intermetal dielectric layer[, and a hardmask layer on said organic intermetal dielectric layer].
27. The method of Claim 26 wherein said diffusion barrier layer comprises silicon nitride.
28. Canceled.
29. (Amended) The method of Claim 22 wherein said stack further comprises:

a diffusion barrier layer between said substrate and said organic intermetal dielectric layer;

an etchstop layer on said intermetal organic dielectric layer;

a second organic intermetal dielectric layer on said etchstop layer; and

a second hardmask layer on said second intermetal dielectric layer.
30. The method of Claim 29 wherein said diffusion barrier layer comprises silicon nitride.
31. The method of claim 29, wherein the etchstop layer comprises a material comprising silicon oxide.
32. The method of Claim 29, wherein the second organic intermetal dielectric layer comprises an organic dielectric that comprises polyimides, polytetrafluoroethylene, parylenes, fluorinated and non fluorinated poly(arylene ethers), polymeric material obtained from phenyl-ethynylated aromatic monomers, fluorinated amorphous carbon, or mixtures thereof.

33. (Three times Amended) The method of Claim 29, wherein the second hardmask layer comprises a material comprising silicon oxynitride or silicon oxide.
34. The method of Claim 22 wherein said sacrificial inorganic dielectric is selectively removed with a buffered oxide etch.
35. The method of Claim 22 wherein said conducting material comprises aluminum, copper, tungsten, or mixtures thereof.
36. The method of Claim 35 wherein said conducting material further comprises a conducting diffusion barrier material.
37. The method of Claim 22 wherein said substrate comprises semiconductor wafers, dielectric layers, or metal interconnect layers in integrated circuits.
38. The method of Claim 22 wherein said via openings and said line openings are formed by etching with an oxygen based plasma and with a fluorocarbon based plasma.

CLEAN COPY OF PENDING CLAIMS

1. A method of making conducting vias and conducting lines on a substrate comprising:

depositing a stack having a top surface on a substrate, wherein the stack comprises a first organic intermetal dielectric layer and a hardmask layer, wherein the hardmask layer comprises a material comprising silicon oxynitride or silicon oxide;

forming a via opening in said stack;

depositing a sacrificial inorganic dielectric in the via opening, wherein the sacrificial inorganic dielectric substantially filling the via opening and substantially covering the top surface of the stack;

depositing a photoresist material on the sacrificial inorganic dielectric;

developing the photoresist material;

forming a line opening in the stack and the sacrificial inorganic dielectric, said line opening substantially aligned with said via opening;

selectively removing the sacrificial inorganic dielectric; and

filling the via opening and the line opening with conducting material.
2. The method of Claim 1 wherein said sacrificial inorganic dielectric comprises methylsiloxanes, phenylsiloxanes, methylphenylsiloxanes, methylsilsesquioxanes, methylphenylsilsesquioxanes, silicates, perhydrosilazanes, hydridosiloxanes or organohydridosiloxanes described by the general formula $(H_{0.4-1.0}SiO_{1.5-1.8})_n(R_{0.4-1.0}SiO_{1.5-1.8})_m$ wherein the sum of n and m is from about 8 to about 5000, or mixtures thereof.
3. The method of Claim 1 wherein said sacrificial inorganic dielectric is a methylsiloxane.

4. The method of Claim 1, wherein the organic intermetal dielectric layer comprises an organic dielectric that comprises polyimides, polytetrafluoroethylene, parylenes, fluorinated and non fluorinated poly(arylene ethers), polymeric material obtained from phenyl-ethynylated aromatic monomers, fluorinated amorphous carbon, or mixtures thereof.
5. (Amended) The method of Claim 1 wherein said stack further comprises a diffusion barrier layer between said substrate and said organic intermetal dielectric layer.
6. The method of Claim 5 wherein said diffusion barrier layer comprises silicon nitride.
7. Canceled.
8. (Amended) The method of Claim 1 wherein said stack further comprises:

a diffusion barrier layer between said substrate and said organic intermetal dielectric layer;

an etchstop layer on said intermetal organic dielectric layer;

a second organic intermetal dielectric layer on said etchstop layer; and

a second hardmask layer on said second intermetal dielectric layer.
9. The method of Claim 8 wherein said diffusion barrier layer comprises silicon nitride.
10. The method of claim 8, wherein the etchstop layer comprises a material comprising silicon oxide.
11. The method of Claim 8, wherein the second organic intermetal dielectric layer comprises an organic dielectric that comprises polyimides, polytetrafluoroethylene, parylenes, fluorinated and non fluorinated poly(arylene ethers), polymeric material obtained from phenyl-ethynylated aromatic monomers, fluorinated amorphous carbon, or mixtures thereof.

12. (Three times Amended) The method of claim 8, wherein the second hardmask layer on said second intermetal dielectric layer comprises a material comprising silicon oxynitride or silicon oxide.
13. (Amended) The method of Claim 1 wherein said stack further comprises a diffusion barrier layer on said substrate, and inorganic intermetal dielectric layer between said diffusion barrier and said organic intermetal dielectric layer.
14. The method of Claim 13 wherein said diffusion barrier layer comprises silicon nitride.
15. The method of claim 13 wherein said inorganic intermetal dielectric layer comprises a material that comprises silicon oxide, fluorinated silicate glass, or organohydridosiloxanes described by the general formula $(H_{0.4-1.0}SiO_{1.5-1.8})_n(R_{0.4-1.0}SiO_{1.5-1.8})_m$ wherein the sum of n and m is from about 8 to about 5000, or mixtures thereof.
16. Canceled.
17. The method of Claim 1 wherein said sacrificial inorganic dielectric is selectively removed with a buffered oxide etch.
18. The method of Claim 1 wherein said conducting material comprises aluminum, copper, tungsten, or mixtures thereof.
19. The method of Claim 18 wherein said conducting material further comprises a conducting diffusion barrier material.
20. The method of Claim 1 wherein said substrate comprises semiconductor wafers, dielectric layers, or metal interconnect layers in integrated circuits.
21. The method of Claim 1 wherein said via openings and said line openings are formed by etching with an oxygen based plasma and with a fluorocarbon based plasma.

22. A method of making conducting vias and conducting lines on a substrate comprising:
- depositing a stack having a top surface on a substrate, wherein the stack comprises a first organic intermetal dielectric layer and a hardmask layer, wherein the hardmask layer comprises a material comprising silicon oxynitride or silicon oxide;
- forming a line opening in said stack;
- depositing a sacrificial inorganic dielectric in the line opening, wherein the sacrificial inorganic dielectric substantially filling the line opening and substantially covering the top surface of the stack;
- depositing a photoresist material on the sacrificial inorganic dielectric;
- developing the photoresist material;
- forming a via opening in the stack and the sacrificial inorganic dielectric;
- selectively removing the sacrificial inorganic dielectric; and
- filling the via opening and the line opening with conducting material.
23. The method of Claim 22 wherein said sacrificial inorganic dielectric comprises methylsiloxanes, phenylsiloxanes, methylphenylsiloxanes, methylsilsesquioxanes, methylphenylsilsesquioxanes, silicates, perhydrosilazanes, hydridosiloxanes or organohydridosiloxanes described by the general formula $(H_{0.4-1.0}SiO_{1.5-1.8})_n(R_{0.4-1.0}SiO_{1.5-1.8})_m$ wherein the sum of n and m is from about 8 to about 5000, or mixtures thereof.
24. The method of Claim 22 wherein said sacrificial inorganic dielectric is a methylsiloxane.
25. The method of Claim 22, wherein the organic intermetal dielectric layer comprises an organic dielectric that comprises polyimides, polytetrafluoroethylene, parylenes, fluorinated and non fluorinated poly(arylene ethers), polymeric material obtained from phenyl-ethynylated aromatic monomers, fluorinated amorphous carbon, or mixtures

thereof.

26. (Amended) The method of Claim 22 wherein said stack further comprises a diffusion barrier layer between said substrate and said organic intermetal dielectric layer.
27. The method of Claim 26 wherein said diffusion barrier layer comprises silicon nitride.
28. Canceled.
29. (Amended) The method of Claim 22 wherein said stack further comprises:

a diffusion barrier layer between said substrate and said organic intermetal dielectric layer;

an etchstop layer on said intermetal organic dielectric layer;

a second organic intermetal dielectric layer on said etchstop layer; and

a second hardmask layer on said second intermetal dielectric layer.
30. The method of Claim 29 wherein said diffusion barrier layer comprises silicon nitride.
31. The method of claim 29, wherein the etchstop layer comprises a material comprising silicon oxide.
32. The method of Claim 29, wherein the second organic intermetal dielectric layer comprises an organic dielectric that comprises polyimides, polytetrafluoroethylene, parylenes, fluorinated and non fluorinated poly(arylene ethers), polymeric material obtained from phenyl-ethynylated aromatic monomers, fluorinated amorphous carbon, or mixtures thereof.
33. (Three times Amended) The method of Claim 29, wherein the second hardmask layer comprises a material comprising silicon oxynitride or silicon oxide.
34. The method of Claim 22 wherein said sacrificial inorganic dielectric is selectively

removed with a buffered oxide etch.

35. The method of Claim 22 wherein said conducting material comprises aluminum, copper, tungsten, or mixtures thereof.
36. The method of Claim 35 wherein said conducting material further comprises a conducting diffusion barrier material.
37. The method of Claim 22 wherein said substrate comprises semiconductor wafers, dielectric layers, or metal interconnect layers in integrated circuits.
38. The method of Claim 22 wherein said via openings and said line openings are formed by etching with an oxygen based plasma and with a fluorocarbon based plasma.